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Abstract - A CMOS multistage RF amplifier 
with DC coupling is presented. A complete 
optimisation of the various stages is done to 
maximize the RF gain for a given power budget.  
To decrease the effects of offsets and 
tolerances in high gain multistage amplifiers 
usually (lossy) AC coupling is used. The 
presented circuit employs DC coupling and DC 
control circuitry to avoid coupling-induced 
losses.  
Compared to existing competing AC-coupled 
designs the presented one has much more gain at 
the same power consumption with a lower die 
area. For the 3-stage design vehicle, with Rsrc = 
500Ω and Cout = 400fF, the maximal signal 
power gain at 4mA supply current is 33dB at 
1.9GHz . 
 
Keywords – High Frequency Amplifier Design, 
Mismatch and Drift Control, Active Common 
and Differential Feedback 
I. INTRODUCTION 
In RF transceivers high frequency signals have to 
be amplified. Taking into account the limited gain 
per amplifier-stage, fundamentally limited by e.g. 
the ratio between transistors fT and signal 
frequency, usually multiple cascaded stages are 
required to achieve the desired gain. 
If DC-coupled, problems with multi-stage 
amplifiers arise due to mismatch, temperature drift, 
ageing and more: small offsets are amplified and  
accumulated. As a direct consequence an amplifier 
without any measures to ensure correct DC-biasing 
conditions is usually operated far outside its 
optimum operating range, which typically severely 
degrades its performance. The aim of this work is 
to optimize power gain for a given power budget, 
while ensuring correct operation in the presence of 
all kinds of quasi-DC disturbances. Suppression of 
offsets can be done by either using passive 
components or by employing active control 
circuitry. For fair comparison of the merits of the 
various methods, both AC and DC coupled RF 
amplifiers were optimized mathematically and in-
circuit. 
In the optimization, for a given set of conditions 
(source impedance, output load, signal frequency, 
National Semiconductor 0.25um CMOS process) it 
follows that a limited supply current can be 
optimally distributed among the amplifier-stages. 
For up to three-stage amplifiers this optimal current 
distribution can mathematically be derived. 
By using optimized active DC voltage control the 
signal loss between stages is much lower than the 
loss in fully optimised AC-coupled 3 stage 
amplifiers, while the power consumption is only a 
fraction higher. In the optimum configuration each 
DC-coupled amplifier stage has its own merged 
differential/common voltage control loop. For the 
resulting offset-insensitive design, with Rsrc = 
500Ω and Cout = 400fF, the maximal signal power 
gain of a three stage amplifier at 4mA supply 
current is 33dB at 1.9GHz. 
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II. DESIGN VEHICLE AT MAXIMUM GAI N 
For this work, a 3 stage amplifier as shown in 
figure 1 was selected. The source impedance was 
assumed to be mainly resistive while the load was 
formed by the capacitive input of the next stage. 
Figure 1 also shows the initial circuit 
implementation. 
 
 
Voltage gain optimization 
In RF applications usually the power gain is 
relevant. For readability reasons we analyze voltage 
gain which can be easily translated into power gain 
for known source and load impedances. At RF 
frequencies the voltage gain of the circuit is: 
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Clearly the gain of each stage depends on its input 
transistors’ tranconductance stagegm , its combined 
output capacitance stageoutC _  and its load 
impedance. Note that all these components are 
dependent on physical sizes and on bias conditions.  
In first instance it is assumed that the three stages 
are scaled copies of each other. Note that in that 
case the transistor gate-source overdrive voltages 
are the same for different stages. Defining now the 
scaling ratio between stages as: 
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the partial voltage gain expressions become: 
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With the assumption that the stages are scaled 
copies of each other a fixed (scale-invariant) ratio 
between transconductance and capacitances exists. 
Furthermore, noting that the effect of changing 1N  
is identical to changing 2N  or 3N , the function is 
symmetrical with respect to N, it follows that the 
total gain equals: 
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Straight forward analysis reveals that the optimum 
scaling ratio is: 
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The optimal scaling ratio is rather independent from 
the bias settings of the amplifier stages. Using this 
optimal scaling ratio the maximal signal gain can be 
calculated. As shown in figure 2 the gain is a  
strong function of the amplifier’s bias settings. The 
optimum gate-source overdrive voltages can readily 
be calculated analytically. 
 
Not only the maximum reachable voltage and 
power gain can be calculated, the required supply 
current follows as well. As first step it follows that:  
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with which it follows that: 
Figure 1: A 3-stage RF amplifier as 
design vehicle 
Figure 2: Maximum gain as a function of 
the gate-source overdrive voltage 
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would be the required supply current to get 
maximum gain. For our design vehicle this 65mA 
was well over the current budget. The next section 
presents gain maximalization under current budget 
restrictions. 
Note that the previous derivation implies that 
spending more power than the optimum, indicated 
by the previous relation, not only is a waste of 
power but also results in lower performance. 
 
Voltage gain optimisation: with current buget 
In the previous section the optimisation was done 
for an unlimited supply current budget: the supply 
current followed from the gain maximalisation. One 
important property in that derivation was that we -
independently- could select any 1N , 2N  or 3N . 
With the expression for pplysuI  in mind it is clear 
that this does not hold for a limited current budget, 
then for example 1N  follows from the combination 
of 2N  and 3N  and pplysuI : 
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A typical shape for the gain as a function of 2N  
and 3N  and pplysuI  is shown in the next figure: 
Maximum gain  
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 The equation can be solved analytically, thereby 
directly yielding the maximum gain for a limited 
power budget. It should be noted that more 
complex calculations incorporating overlap 
capacitance's, the Miller effect and short channel 
effects will significantly increase the overall 
accuracy.  
III. OFFSET PROBLEMS 
The transistors used in RF amplifiers are relatively 
small to get enough gain at the high RF 
frequencies. Because of their small sizes they 
exhibit relatively large spread; the input transistors’ 
threshold voltage spread appears to be dominant: 
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Other DC-type of disturbances include temperature 
drift (µ(T) , Vth(T)) and ageing. Considering that 
each stage has high DC-gain, all these effects cause 
quasi-DC voltage fluctuations for each of the 
amplifier-stages. The resulting large common 
voltage fluctuations per stage will severally  disrupt 
the bias conditions of the amplifier; the effect of 
differential voltage fluctuation will be equally 
disrupting. 
IV. OFFSET SOLUTIONS 
The typical solution to deal with offsets is using 
AC-coupling between stages. In that case input 
referred offsets of a certain stage propagate only 
through that stage. Disadvantages of AC coupling 
include the attenuation of the coupling, which can 
amount to 1.5dB best case, and the required chip 
area for the coupling capacitances. 
To circumvent the losses associated with AC 
coupling, in this work DC coupling with active DC 
feedback was implemented. It appeared that the 
most efficient way to implement active DC control 
for both common mode and differential mode 
signals was using per-stage control steering at the 
PMOSTs’ gates (see figure 1). 
 
Figure 3: Maximum gain as a function of 
scaling ratios: power limited case 
Figure 4: Signal gain as a function of 
frequency: with and without DC control 
voltage 
gain 
no DC 
control 
DC control 
RF signal 
frequency 
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With these DC-control circuits, the low frequency 
signal gain of the circuit is suppressed significantly: 
in our design vehicle from roughly 2000 to 0.002 
which makes the circuit very robust for any 
sensible amount of offset. The gain-frequency 
curves for the non-regulated and the controlled case 
(both without offsets) are shown in figure 4. 
At the same time the RF gain is also changed: this 
is mainly due to the additional load of the common 
and differential control circuitry. The 0.6dB signal 
loss for the current implementation is the result of 
the trade off between the accuracy (offset ∝ 1/size) 
and the additional load capacitance (∝ size) of the 
control circuitry. For the current implementation 
the gain decreases by approximately 0.6dB 
corresponding to an equivalent gain degradation of 
0.2dB per stage. 
V. PERFORMANCE 
In this section the performance of the design 
vehicle is presented. For comparison reasons the 
performance is compared to that of two other 
circuits. The first is a state-of-the-art AC coupled 3-
stage RF amplifier; the second is a fully optimised 
(following the approach presented in this paper) AC 
coupled variant of the presented DC coupled 
circuit. 
For benchmarking reasons, for all circuits the 
source and load impedances are the same, as are 
(about) the power consumptions and the signal 
frequency. The target of die-area for the DC 
coupled amplifier was the (best-case) die area of the 
fully optimised AC coupled 3-stage.   
 this 
work 
State-of-
the-art 
AC 
coupled 
optimized 
Psupply 10.8mW 11.8mW 10.4mW 
fsignal 1.9GHz 1.9GHz 1.9GHz 
Gain 
(power) 
33dB 22.6dB 30.9dB 
Area (µm2) 2800 9210 2800 
 
The needed chip area for the DC-coupled amplifier 
is mainly determined by the capacitors in the 
feedback-control-loop, whereas in the optimised 
AC-coupled amplifier the coupling capacitors 
between stages are dominant. The main advantage 
of the DC coupled amplifier is that there is no 
(significant) coupling induced gain degradation.  
 
 
It clearly follows from the table that, firstly, fully 
optimising RF amplifiers with the method shown in 
this paper yields a significantly higher gain for the 
same power budget: both optimised amplifiers 
outperform the state-of-the-art implementation. 
Furthermore, the DC-coupled amplifier 
outperforms the optimised AC coupled version in 
(voltage- and power-) gain, for the same area, 
power and input signal. 
VI. CONCLUSIONS 
This paper presented a CMOS multistage RF 
amplifier with DC coupling, with complete 
optimisation of the various stages in order to 
maximize the RF gain for a given power budget. 
The DC coupled architecture was selected to 
circumvent losses induced by the common AC 
coupling of consecutive stages. To limit the effects 
of DC-type disturbances such as offset drift and 
ageing, per-stage feedback systems for differential 
and common levels were added.  
Compared to existing competing AC-coupled 
designs the presented one has much more gain at 
the same power consumption with a lower die area. 
For the presented 3-stage design vehicle, with Rsrc 
= 500Ω and Cout = 400fF, the maximal signal 
power gain at 4mA supply current is 33dB at 
1.9GHz. This achieved gain and power is a 
considerable improvement over other existing 
implementations, and over optimised AC coupled 
implementations.  
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